Advances in process technology today are enabling a profound increase in the number of applications that can be realized using Programmable Logic Devices (PLDs), but along with this technology advances come new design challenges. Programmable devices are becoming increasingly attractive for a broader range of applications, from networking and telecommunications to high volume consumer products. The underlying ultra deep submicron technology that makes this possible, however, presents new and challenging problems for designers. The sheer sizes of designs that can be implemented produce lengthy software runtimes and exceed the memory available in computers. Additionally, the physical interconnections between logic elements now dominate IC delay, and high productivity design methods such as conventional logic synthesis fail to adequately account for these effects.
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Multi-million gate capacity and clock speeds approaching 200 MHz for PLDbased designs are coming into the mainstream, and the Electronic Design Automation technology that supports these applications is significantly behind. PLD devices are now being fabricated in advanced, ultra deep submicron technology, and along with the multi-million gate IC capacity enabled by this technology come new and difficult design problems: design size and complexity, and interconnect-dominant delay. As witnessed when high gate count deep submicron ASIC designs first emerged, size significantly impacts software runtime and the redominance of interconnect between logic elements have a major impact on PLD device performance. We hope this special issue motivates more researchers in academia, industry, (and startups!) to work in CAD tools for complex PLDs of present and the future.
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